Zenode.ai Logo

Description

General part information

91305 Series

The IDT91305 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in communication systems operating at speeds from 10 to 133 MHz.IDT91305 is a zero delay buffer that provides synchronization between the input and output. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than +/- 350 pS, the part acts as a zero delay buffer.The IDT91305 comes in an eight pin 150 mil SOIC package. It has five output clocks. In the absence of REF input, will be in the power down mode. In this mode, the PLL is turned off and the output buffers are pulled low. Power down mode provides the lowest power consumption for a standby condition.

Technical Specifications

Parameters and characteristics for this part

Specification91305AGLFT
Differential InputNo
Differential OutputNo
DividerNo
Frequency - Max133 MHz
InputClock
Input Ratio1
Mounting TypeSurface Mount
MultiplierNo
Number of Circuits1
Operating Temperature (Max)70 °C
Operating Temperature (Min)0 °C
OutputClock
Output Ratio5
Package Length0.173 in
Package Name8-TSSOP
Package Width4.4 mm
PLLYes
TypeZero Delay Buffer
Voltage - Supply (Maximum)3.6 V
Voltage - Supply (Minimum)3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources