Zenode.ai Logo
Beta
K
STM32G4A1VET3 - 100 LQFP

STM32G4A1VET3

Active
STMicroelectronics

MCU 32-BIT ARM CORTEX M4 RISC 512KB FLASH 1.71V TO 3.6V 100-PIN LQFP TRAY

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
STM32G4A1VET3 - 100 LQFP

STM32G4A1VET3

Active
STMicroelectronics

MCU 32-BIT ARM CORTEX M4 RISC 512KB FLASH 1.71V TO 3.6V 100-PIN LQFP TRAY

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSTM32G4A1VET3
ConnectivityI2C, SAI, SPI, CANbus, UART/USART, LINbus, QSPI, USB, IrDA
Core ProcessorARM® Cortex®-M4
Core Size32-Bit
Data Converters [custom]36, 4
Data Converters [custom]12 b
Mounting TypeSurface Mount
Number of I/O86
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Oscillator TypeInternal
Package / Case100-LQFP
PeripheralsBrown-out Detect/Reset, DMA, POR, WDT, PWM, I2S
Program Memory Size512 KB
Program Memory TypeFLASH
RAM Size112 K
Supplier Device Package100-LQFP (14x14)
Voltage - Supply (Vcc/Vdd) [Max]3.6 V
Voltage - Supply (Vcc/Vdd) [Min]1.71 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBulk 540$ 6.52

Description

General part information

STM32G4A1CE Series

The STM32G4A1xE devices are based on the high-performance Arm®Cortex®-M4 3002-bit RISC core. They operate at a frequency of up to 170 MHz.

The Cortex®-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application’s security.

These devices embed high-speed memories (up to 512 Kbytes of flash memory, and 112 Kbytes of SRAM), a Quad-SPI flash memory interface, an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

Documents

Technical documentation and resources