
M2004-02-622.0800
ObsoleteIC PLL FREQ TRANSLATOR 36CLCC

M2004-02-622.0800
ObsoleteIC PLL FREQ TRANSLATOR 36CLCC
Description
General part information
M2004-02 Series
The M2004-02 is a Voltage Controlled SAW Oscillator (VCSO) based clock generator PLL designed for clock frequency translation and jitter attenuation in a high-speed data communications system. The clock multiplication ratio and output divider ratio are pin selectable. External loop components allow the tailoring of PLL loop response.
Technical Specifications
Parameters and characteristics for this part
| Specification | M2004-02-622.0800 |
|---|---|
| Differential Input | Yes |
| Differential Output | Yes |
| Divider | Yes |
| Frequency - Max | 622.08 MHz |
| Input | LVCMOS, LVTTL, LVDS, LVPECL |
| Input Ratio | 2 |
| Mounting Type | Surface Mount |
| Multiplier | No |
| Number of Circuits | 1 |
| Operating Temperature (Max) | 70 °C |
| Operating Temperature (Min) | 0 °C |
| Output | LVPECL |
| Output Ratio | 1 |
| Package / Case | 36-CLCC |
| Package Name | 36-CLCC |
| PLL | Yes |
| Voltage - Supply (Maximum) | 3.465 V |
| Voltage - Supply (Minimum) | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources