Beta

⌘K

SOIC (DW)

SN74LVCH244ADWR

Active

Texas Instruments

8-CH, 1.65-V TO 3.6-V BUFFERS WITH BUS-HOLD AND 3-STATE OUTPUTS

SOIC (DW)

SN74LVCH244ADWR

Active

Texas Instruments

8-CH, 1.65-V TO 3.6-V BUFFERS WITH BUS-HOLD AND 3-STATE OUTPUTS

Description Specifications Series Pricing CAD Documents

Description

General part information

74LVCH244 Series

The SN54LVCH244A octal buffer/line driver is designed for 2.7-V to 3.6-V VCCoperation, and the SN74LVCH244A octal buffer/line driver is designed for 1.65-V to 3.6-V VCCoperation.

These devices are organized as two 4-bit line drivers with separate output-enable (OE) inputs. WhenOEis low, these devices pass data from the A inputs to the Y outputs. WhenOEis high, the outputs are in the high-impedance state.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

Technical Specifications

Parameters and characteristics for this part

Specification	SN74LVCH244ADWR

Current - Output High	24 mA
Current - Output Low	24 mA
Logic Type	Buffer, Non-Inverting
Mounting Type	Surface Mount
Number of Bits per Element	4 bits
Number of Elements	2
Operating Temperature (Max)	85 °C
Operating Temperature (Min)	-40 °C
Output Type	3-State
Package Length	0.295 in
Package Name	20-SOIC
Package Width	7.5 mm
Voltage - Supply (Maximum)	3.6 V
Voltage - Supply (Minimum)	1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

Sign up — free Log in

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Signal Switch Data Book (Rev. A)

An Overview of Bus-Hold Circuit and the Applications (Rev. B)

How to Select Little Logic (Rev. A)

Low-Voltage Logic (LVC) Designer's Guide

Selecting the Right Level Translation Solution (Rev. A)

LVC Characterization Information

Logic Guide (Rev. AB)

Use of the CMOS Unbuffered Inverter in Oscillator Circuits

Design Summary for WCSP Little Logic (Rev. B)

STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS

Texas Instruments Little Logic Application Report

Implications of Slow or Floating CMOS Inputs (Rev. E)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

SN54LVCH244A, SN74LVCH244A datasheet (Rev. O)

LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)

Standard Linear & Logic for PCs, Servers & Motherboards

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

Understanding Advanced Bus-Interface Products Design Guide

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

TI IBIS File Creation, Validation, and Distribution Processes

LOGIC Pocket Data Book (Rev. B)

Input and Output Characteristics of Digital Integrated Circuits

Little Logic Guide 2018 (Rev. G)

CMOS Power Consumption and CPD Calculation (Rev. B)

74LVCH244 Series

8-ch, 1.65-V to 3.6-V buffers with bus-hold and 3-state outputs

Part	Number of Bits per Element	Logic Type	Voltage - Supply (Maximum)	Voltage - Supply (Minimum)	Current - Output Low	Current - Output High	Package Length	Package Name	Package Width	Number of Elements	Mounting Type	Output Type	Operating Temperature (Max)	Operating Temperature (Min)
Texas Instruments SN74LVCH244APW	4 bits	Buffer Non-Inverting	3.6 V	1.65 V	24 mA	24 mA	0.173 in	20-TSSOP	4.4 mm	2	Surface Mount	3-State	85 °C	-40 °C