Zenode.ai Logo
Beta
K
STPIC6D595MTR - 16-SO

STPIC6D595MTR

Active
STMicroelectronics

POWER LOGIC 8-BIT SHIFT REGISTER

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDS5352+1
STPIC6D595MTR - 16-SO

STPIC6D595MTR

Active
STMicroelectronics

POWER LOGIC 8-BIT SHIFT REGISTER

Deep-Dive with AI

DocumentsDS5352+1

Technical Specifications

Parameters and characteristics for this part

SpecificationSTPIC6D595MTR
FunctionSerial to Parallel, Serial
Logic TypeShift Register
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypeOpen Drain
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Supplier Device Package16-SO
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.85
10$ 0.74
25$ 0.70
100$ 0.57
250$ 0.53
500$ 0.45
1000$ 0.36
Digi-Reel® 1$ 0.85
10$ 0.74
25$ 0.70
100$ 0.57
250$ 0.53
500$ 0.45
1000$ 0.36
Tape & Reel (TR) 2500$ 0.33
5000$ 0.30
12500$ 0.29
25000$ 0.28

Description

General part information

STPIC6D595 Series

This STPIC6D595 is a monolithic, mediumvoltage, low current power 8-bit shift register designed for use in systems that require relatively moderate load power such as LEDs.

The device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage register clock (SRCK) and the register clock (RCK), respectively. The device transfers data out the serial output (SER OUT) port on the rising edge of SRCK. The storage register transfers data to the output buffer when shift register clear (CLR) is high. WhenCLRis low, the input shift register is cleared. When output enable (G) is held high, all data in the output buffer is held low and all drain output are off. When G is held low, data from the storage register is transparent to the output buffer.

When data in the output buffers is low, the DMOS transistor outputs are off. When data is high, the DMOS transistor outputs have sink-current capability. The SER OUT allows for cascading of the data from the shift register to additional devices.

Documents

Technical documentation and resources