CD54HCT4046AF3A
ActiveHIGH SPEED CMOS LOGIC PHASE-LOCKED-LOOP WITH VCO
Deep-Dive with AI
Search across all available documentation for this part.
CD54HCT4046AF3A
ActiveHIGH SPEED CMOS LOGIC PHASE-LOCKED-LOOP WITH VCO
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD54HCT4046AF3A |
|---|---|
| Differential - Input:Output [custom] | False |
| Differential - Input:Output [custom] | False |
| Divider/Multiplier [custom] | False |
| Divider/Multiplier [custom] | False |
| Frequency - Max [Max] | 38 MHz |
| Input | CMOS |
| Mounting Type | Through Hole |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 C |
| Output | CMOS |
| Package / Case | 16-CDIP (0.300", 7.62mm) |
| PLL | True |
| Ratio - Input:Output [custom] | 4 |
| Ratio - Input:Output [custom] | 1 |
| Supplier Device Package | 16-CDIP |
| Type | Phase Lock Loop (PLL) |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
CD54HCT4046A Series
High Speed CMOS Logic Phase-Locked-Loop with VCO
| Part | Mounting Type | Ratio - Input:Output [custom] | Ratio - Input:Output [custom] | Differential - Input:Output [custom] | Differential - Input:Output [custom] | Package / Case | Divider/Multiplier [custom] | Divider/Multiplier [custom] | Operating Temperature [Min] | Operating Temperature [Max] | PLL | Frequency - Max [Max] | Number of Circuits | Supplier Device Package | Input | Type | Voltage - Supply [Max] | Voltage - Supply [Min] | Output |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Texas Instruments CD54HCT4046AF3AThe ’HC4046A and ’HCT4046A are high-speed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.
The ’HC4046A and ’HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.
The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.
The ’HC4046A and ’HCT4046A are high-speed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.
The ’HC4046A and ’HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.
The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques. | Through Hole | 4 | 1 | 16-CDIP (0.300", 7.62mm) | -55 C | 125 °C | 38 MHz | 1 | 16-CDIP | CMOS | Phase Lock Loop (PLL) | 5.5 V | 4.5 V | CMOS |
Description
General part information
CD54HCT4046A Series
The ’HC4046A and ’HCT4046A are high-speed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.
The ’HC4046A and ’HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.
The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.
Documents
Technical documentation and resources