
9FG1200DG-1LF
ObsoleteDB1200GS FREQUENCY GEARING CLOCK

9FG1200DG-1LF
ObsoleteDB1200GS FREQUENCY GEARING CLOCK
Description
General part information
9FG1200-1 Series
9FG1200-1 follows the Intel DB1200GS Differential Buffer Specification. This buffer provides 12 output clocks for CPU Host Bus, PCIe Gen2, or Fully Buffered DIMM applications. The outputs are configured with two groups. Both groups (DIF 9:0) and (DIF 11:10) can be equal to or have a gear ratio to the input clock. A differential CPU clock from a CK410B+ main clock generator, such as the 932S421, drives the . The can provide outputs up to 400MHz.
Technical Specifications
Parameters and characteristics for this part
| Specification | 9FG1200DG-1LF |
|---|---|
| Differential Input | Yes |
| Differential Output | Yes |
| Frequency - Max | 400 MHz |
| Input | HCSL |
| Input Ratio | 1 |
| Main Purpose | FBD, PCI Express (PCIe) |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature (Max) | 70 °C |
| Operating Temperature (Min) | 0 °C |
| Output | HCSL |
| Output Ratio | 12 |
| Package Length | 0.24 in |
| Package Name | 56-TFSOP, 56-TSSOP |
| Package Width | 6.1 mm |
| PLL | Yes |
| Voltage - Supply (Maximum) | 3.465 V |
| Voltage - Supply (Minimum) | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources