
7282L15PAI
ObsoleteIC FIFO ASYNC 1KX9X2 56TSSOP

7282L15PAI
ObsoleteIC FIFO ASYNC 1KX9X2 56TSSOP
Description
General part information
7282 Series
The 7282 is a dual-FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Technical Specifications
Parameters and characteristics for this part
| Specification | 7282L15PAI |
|---|---|
| Access Time | 15 ns |
| Bus Directional | Uni-Directional |
| Current - Supply (Max) | 125 mA |
| Data Rate | 40 MHz |
| Expansion Type | Width, Depth |
| Function | Asynchronous |
| FWFT Support | No |
| Memory Additional Dimension (Variant 2) | 2 |
| Memory Depth | 1 K |
| Memory Size (Total) | 18 K |
| Memory Width | 9 bit |
| Mounting Type | Surface Mount |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Package Length | 0.24 in |
| Package Name | 56-TSSOP, 56-TFSOP |
| Package Width | 6.1 mm |
| Programmable Flags Support | No |
| Retransmit Capability | Yes |
| Voltage - Supply (Maximum) | 5.5 V |
| Voltage - Supply (Minimum) | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources