
74HC73D,653
ActiveDUAL JK FLIP-FLOP WITH RESET; NEGATIVE-EDGE TRIGGER

74HC73D,653
ActiveDUAL JK FLIP-FLOP WITH RESET; NEGATIVE-EDGE TRIGGER
Description
General part information
74HC73D Series
The 74HC73 is a dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQoutputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. (nR) is asynchronous, when LOW it overrides the clock and data inputs, forcing the nQ output LOW and the nQoutput HIGH. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Technical Specifications
Parameters and characteristics for this part
| Specification | 74HC73D,653 |
|---|---|
| Clock Frequency | 83 MHz |
| Current - Output High | 5.2 mA |
| Current - Output Low | 5.2 mA |
| Current - Quiescent (Iq) | 4 µA |
| Function | Reset |
| Input Capacitance | 3.5 pF |
| Max CL | 50 pF |
| Max Propagation Delay | 27 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 1 bits |
| Number of Elements | 2 |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -40 °C |
| Output Type | Complementary |
| Package Length | 0.154 in |
| Package Name | 14-SO, 14-SOIC |
| Package Width | 3.9 mm |
| Trigger Type | Negative Edge |
| Type | JK Type |
| Voltage - Supply (Maximum) | 6 V |
| Voltage - Supply (Minimum) | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources