74ALVCH16823DGG,11
Obsolete18-BIT BUS-INTERFACE D-TYPE FLIP-FLOP WITH RESET AND ENABLE; 3-STATE
74ALVCH16823DGG,11
Obsolete18-BIT BUS-INTERFACE D-TYPE FLIP-FLOP WITH RESET AND ENABLE; 3-STATE
Description
General part information
74ALVCH16823DGG Series
The 74ALVCH16823 is an 18-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. Incorporates bushold data inputs which eliminate the need for external pull-up resistors to hold unused inputs. The 74ALVCH16823 consists of two sections of nine edge-triggered flip-flops. A clock (nCP) input, an output-enable (nOE) input, a master reset (nMR) input and a clock-enable (nCE) input are provided for each total 9-bit section.
Technical Specifications
Parameters and characteristics for this part
| Specification | 74ALVCH16823DGG,11 |
|---|---|
| Clock Frequency | 350 MHz |
| Current - Output High | 24 mA |
| Current - Output Low | 24 mA |
| Function | Master Reset |
| Input Capacitance | 5 pF |
| Max CL | 50 pF |
| Max Propagation Delay | 3.7 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 9 bits |
| Number of Elements | 2 |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Output Type | Tri-State |
| Package Length | 0.24 in |
| Package Name | 56-TFSOP, 56-TSSOP |
| Package Width | 6.1 mm |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply (Range 1 Maximum) | 2.7 V |
| Voltage - Supply (Range 1 Minimum) | 2.3 V |
| Voltage - Supply (Range 2 Maximum) | 3.6 V |
| Voltage - Supply (Range 2 Minimum) | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources