
MK2308G-1HLF
Obsolete3.3V ZERO DELAY, LOW SKEW BUFFER

MK2308G-1HLF
Obsolete3.3V ZERO DELAY, LOW SKEW BUFFER
Description
General part information
MK2308-1H Series
The MK2308-1H is a low phase noise, high-speed PLL-based, 8-output, low skew zero delay buffer. Based on Renesas' proprietary low jitter Phase-Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 133MHz at 3.3V. The outputs can be generated from the PLL (for zero delay), or directly from the input (for testing), and can be set to tri-state mode or to stop at a low level. For normal operation as a zero delay buffer, any output clock is tied to the FBIN pin.
Technical Specifications
Parameters and characteristics for this part
| Specification | MK2308G-1HLF |
|---|---|
| Differential Input | No |
| Differential Output | No |
| Divider | No |
| Frequency - Max | 133 MHz |
| Input | Clock |
| Input Ratio | 1 |
| Mounting Type | Surface Mount |
| Multiplier | No |
| Number of Circuits | 1 |
| Operating Temperature (Max) | 70 °C |
| Operating Temperature (Min) | 0 °C |
| Output | CMOS |
| Output Ratio | 8 |
| Package Length | 0.154 in |
| Package Name | 16-SOIC |
| Package Width | 3.9 mm |
| PLL | Yes with Bypass |
| Type | Zero Delay Buffer |
| Voltage - Supply (Maximum) | 3.6 V |
| Voltage - Supply (Minimum) | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources