PMEG4010EPK-QYL
ActiveNexperia USA Inc.
40 V, 1 A LOW VF SCHOTTKY BARRIER RECTIFIER
PMEG4010EPK-QYL
ActiveNexperia USA Inc.
40 V, 1 A LOW VF SCHOTTKY BARRIER RECTIFIER
Description
General part information
PMEG4010EPK-Q Series
Planar Schottky barrier rectifier with an integrated guard ring for stress protection, encapsulated in a leadless ultra small SOD1608 (DFN1608D-2) Surface-Mounted Device (SMD) plastic package with visible and solderable side pads.
Technical Specifications
Parameters and characteristics for this part
| Specification | PMEG4010EPK-QYL |
|---|---|
| Capacitance | 50 pF |
| Current - Average Rectified (Io) | 1 A |
| Current - Reverse Leakage | 20 µA |
| Grade | Automotive |
| Mounting Type | Surface Mount |
| Operating Temperature - Junction | 150 °C |
| Package / Case | 2-XDFN |
| Package Name | DFN1608D-2 |
| Qualification | AEC-Q101 |
| Reverse Recovery Time (trr) | 3 ns |
| Speed - Fast Recovery (Maximum) | 500 ns |
| Speed - Fast Recovery (Minimum) | 200 mA |
| Technology | Schottky |
| Voltage - DC Reverse (Vr) (Max) | 40 V |
| Voltage - Forward (Vf) (Max) | 600 mV |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
Datasheet
Small & light automotive diodes and transistors
DFN1608D-2; Leadless ultra small package; Reel pack, SMD 7" Q1/T1 standard product orientation Orderable part number ending ,315 or YL Ordering code (12NC) ending 315
Reflow soldering profile
Thermal performance of DFN packages
小巧轻便的汽车 二极管和晶体管
plastic, leadless ultra small plastic package; 2 terminals; 0.94 mm pitch; 1.6 mm x 0.8 mm x 0.37 mm body
plastic, leadless ultra small plastic package with side-wettable flanks (SWF); 2 terminals; 0.94 mm pitch; 1.6 mm x 0.8 mm x 0.37 mm body
Thermal performance of DFN packages
PMEG4010EPK-Q Nexperia Product Reliability
Questions about package outline drawings
Nexperia package poster
Evaluation of junction temperature and thermal stacks using the virtual junction