Zenode.ai Logo
ADSP-21469KBCZ-3

ADSP-21469KBCZ-3

Active
Analog Devices Inc./Maxim Integrated

DIGITAL SIGNAL PROCESSOR, FLOATING POINT, 1 CORE, 400 MHZ, 1 V TO 1.1 V, CSPBGA-324

Find alt
ADSP-21469KBCZ-3

ADSP-21469KBCZ-3

Active
Analog Devices Inc./Maxim Integrated

DIGITAL SIGNAL PROCESSOR, FLOATING POINT, 1 CORE, 400 MHZ, 1 V TO 1.1 V, CSPBGA-324

Find alt

Description

General part information

ADSP-21469 Series

The fourth generation of SHARC®Processors, which includes the ADSP-21469, offers increased performance, hardware-based filter accelerators, audio and application-focused peripherals, and new memory configurations capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible with each other and completely code-compatible with all prior SHARC Processors. These newest members of the SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-performance audio applications.The ADSP-21469 offers the highest performance – 450 MHz/2700 MFLOPs -- within the fourth generation SHARC Processor family. This level of performance makes the ADSP-21469 particularly well suited to address the increasing requirements of the professional and automotive audio market segments. In addition to its higher core performance, the ADSP-21469 includes additional processing blocks such as FIR, IIR, and FFT accelerators to increase the total performance of the system. There is a new feature called Variable Instruction Set Architecture (VISA) that allows the code size to be decreased by 20% to 30% and increase the memory size availability. The fourth generation DSP allows the ability to connect to faster external memory by providing a glueless interface to 16-bit wide DDR2 SDRAMs.Fourth-generation SHARC Processors also integrate application-specific peripherals designed to simplify hardware design, minimize design risks, and ultimately reduce time to market. Grouped together, and broadly named the Digital Applications Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, SPI ports, S/PDIF Tx/Rx, and an 8-Channel asynchronous sample rate converter block. The fourth generation SHARC allows data from the serial ports to be directly transferred to external memory by the DMA controller. Other peripherals such as UART and Two-Wire Interface are routed through a Digital Peripheral Interface (DPI).

Technical Specifications

Parameters and characteristics for this part

SpecificationADSP-21469KBCZ-3
Clock Rate (Frequency)400 MHz
InterfaceEBI/EMI, SSP, SPI, I2C, DPI, DAI, UART/USART, SCI
Mounting TypeSurface Mount
Non-Volatile Memory TypeExternal
On-Chip RAM5 Mbit
Operating Temperature (Max)85 °C
Operating Temperature (Min)-40 °C
Package / Case324-BGA, CSPBGA
Package Length19 mm
Package Name324-CSPBGA
Package Width19 mm
TypeFloating Point
Voltage - Core1.05 V
Voltage - I/O3.3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources

An Almost Pure DDS Sine Wave Tone Generator
Antialiasing Filtering Considerations for High Precision SAR Analog-to-Digital Converters
ADSP-21469KBCZ-3 | Datasheet
Blackfin®/SHARC®USB EZ-Extender®Manual (Rev.1.1)
EE-68: Analog Devices JTAG Emulation Technical Reference (Rev.10)
EE-210: SDRAM Selection and Configuration Guidelines for ADI Processors (Rev.2)
ADSP-214xx SHARC®Processor Hardware Reference (Rev.1.1)
EE-322: Expert Code Generator for SHARC® Processors (Rev.5)
EE-69: Understanding and Using Linker Description Files on SHARC Processors (Rev.2)
EE-189: Link Port Tips & Tricks For ADSP-2106x & ADSP-2116x SHARC® DSPs
EE-270: Extended-Precision Fixed-Point Arithmetic on SIMD SHARC® Processors (Rev.1)
ICE-1000/ICE-2000 Emulator User’s Guide (Rev.1.2)
EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC® Processors (Rev.1)
VisualDSP++®5.0 Users Guide (Rev.3.0)
EE-349: ADSP-2146x Board Design Guidelines for DDR2 Memory (Rev.3)
EE-345: Boot Kernel Customization and Firmware Upgradeability on SHARC Processors® (Rev.1)
HPUSB, USB, and HPPCI Emulator User’s Guide (Rev.3.2)
SHARC Processor Family
EE-104: Setting Up Streams with the VisualDSP Debugger
EE-175: Emulator and Evaluation Hardware Troubleshooting Guide for VisualDSP++ Users (Rev.14)
EE-340: Connecting SHARC®and Blackfin®Processors over SPI (Rev.1)
VisualDSP++®5.0 Licensing Guide (Rev.1.4)
EE-110: A Quick Primer on ELF and DWARF File Formats
SHARC®USB EZ-Extender®Manual (Rev.2.1)
EE-323: Implementing Dynamically Loaded Software Modules (Rev.1)
VisualDSP++®5.0 Getting Started Guide (Rev.3.0)
ADSP-21469 EZ-KIT Lite®Evaluation System Manual (Rev.1.1)
EE-264: Interfacing MultiMediaCard™ with ADSP-2126x SHARC® Processors (Rev.1)
VisualDSP++®5.0 Linker and Utilities Manual (Rev.3.5)
EE-348: Estimating Power for ADSP-214xx SHARC®Processors (Rev.4)
VisualDSP++®5.0 Quick Installation Reference Card (Rev.3.1)
EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev.3)
EE-128: DSP in C++: Calling Assembly Class Member Functions From C++
SHARC®EZ-Extender®Manual (Rev.3.1)
EE-177: SHARC® SPI Slave Booting (Rev.3)
Package Drawing - 324-Ball CSPBGA (19mm x 19mm)
SHARC®Audio EZ-Extender®Manual (Rev.1.1)
VisualDSP++®5.0 Kernel (VDK) Users Guide (Rev.3.5)
EE-290: Managing the Core PLL on SHARC® Processors (Rev.5)
SHARC®Processor Programming Reference (Includes ADSP-2136x, ADSP-2137x, and ADSP-214xx Processors) (Rev.2.4)
VisualDSP++®5.0 C/C++ Compiler Manual for SHARC®Processors (Rev.1.5)
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1)
VisualDSP++®5.0 Assembler and Preprocessor Manual (Rev.3.4)
VisualDSP++®5.0 Run-Time Library Manual for SHARC®Processors (Rev.1.5)
ADSP-21467/ADSP-21469 SHARC Anomaly List for Revision 0.0, 0.2 (Rev.L)
VisualDSP++®5.0 Product Release Bulletin (Rev.3.0)
EE-260: Interfacing AD7865 Parallel ADCs to ADSP-2136x SHARC® Processors (Rev.1)
ICE-100B Emulator User’s Guide (Rev.1.1)
EE-355: Expert In-Circuit FLASH Programmer for SHARC® Processors (Rev.1)
EE-253: Power Bypass Decoupling of SHARC® Processors (Rev.1)
VisualDSP++®5.0 Loader and Utilities Manual (Rev.2.5)
EE-332: Cycle Counting and Profiling (Rev.2)
EE-232: Configuring the Signal Routing Unit of ADSP-2126x SHARC® DSPs (Rev.1)