Zenode.ai Logo
Beta
K
LTC2240IUP-10#PBF - 64-QFN

LTC2240IUP-10#PBF

Active
Analog Devices

IC ADC 10BIT PIPELINED 64QFN

Deep-Dive with AI

Search across all available documentation for this part.

LTC2240IUP-10#PBF - 64-QFN

LTC2240IUP-10#PBF

Active
Analog Devices

IC ADC 10BIT PIPELINED 64QFN

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationLTC2240IUP-10#PBF
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceLVDS - Parallel, Parallel
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits [custom]10
Number of Inputs1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case64-WFQFN Exposed Pad
Ratio - S/H:ADC1:1
Reference TypeExternal, Internal
Sampling Rate (Per Second)170 M
Supplier Device Package64-QFN (9x9)
Voltage - Supply, Analog [Max]2.625 V
Voltage - Supply, Analog [Min]2.375 V
Voltage - Supply, Digital [Max]2.625 V
Voltage - Supply, Digital [Min]2.375 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 59.04
10$ 55.47

Description

General part information

LTC2240-10 Series

The LTC2240-10 is a 170Msps, sampling 10-bit A/D converter designed for digitizing high frequency, wide dynamic range signals. The LTC2240-10 is perfect for demanding communications applications with AC performance that includes 60.6dB SNR and 80dB SFDR. Ultralow jitter of 95fsRMSallows IF undersampling with excellent noise performance.DC specs include ±0.3LSB INL (typ), ±0.1LSB DNL (typ) and no missing codes over temperature.The digital outputs can be either differential LVDS, or single-ended CMOS. There are three format options for the CMOS outputs: a single bus running at the full data rate or two demultiplexed buses running at half data rate with either interleaved or simultaneous update. A separate output power supply allows the CMOS output swing to range from 0.5V to 2.625V.The ENC+and ENC–inputs may be driven differentially or single ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance over a wide range of clock duty cycles.BitsLTC2240-1010LTC2240-1212ApplicationsWireless and Wired Broadband CommunicationCable Head-End SystemsPower Amplifier LinearizationCommunications Test Equipment

Documents

Technical documentation and resources