Zenode.ai Logo
Beta
K
M95020-DRMN3TP/K - 8-SOIC

M95020-DRMN3TP/K

Active
STMicroelectronics

EEPROM SERIAL-SPI 2K-BIT 256 X 8 2.5V/3.3V/5V 8-PIN SOIC T/R

Deep-Dive with AI

Search across all available documentation for this part.

M95020-DRMN3TP/K - 8-SOIC

M95020-DRMN3TP/K

Active
STMicroelectronics

EEPROM SERIAL-SPI 2K-BIT 256 X 8 2.5V/3.3V/5V 8-PIN SOIC T/R

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationM95020-DRMN3TP/K
Clock Frequency20 MHz
GradeAutomotive
Memory FormatEEPROM
Memory InterfaceSPI
Memory Organization [custom]8
Memory Organization [custom]256
Memory Size256 B
Memory TypeNon-Volatile
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
QualificationAEC-Q100
Supplier Device Package8-SOIC
TechnologyEEPROM
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]1.8 V
Write Cycle Time - Word, Page4 ms

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.50
10$ 0.49
25$ 0.45
50$ 0.45
100$ 0.40
250$ 0.40
500$ 0.39
1000$ 0.38
Digi-Reel® 1$ 0.50
10$ 0.49
25$ 0.45
50$ 0.45
100$ 0.40
250$ 0.40
500$ 0.39
1000$ 0.38
Tape & Reel (TR) 2500$ 0.37
5000$ 0.34
12500$ 0.34
25000$ 0.33
NewarkEach (Supplied on Cut Tape) 1$ 0.58
10$ 0.55
25$ 0.54
50$ 0.53
100$ 0.52
250$ 0.51
500$ 0.50
1000$ 0.49

Description

General part information

M95020-A125 Series

The M95020-A125 and M95020-A145 are 2-Kbit serial EEPROM Automotive grade devices operating up to 145°C. They are compliant with the very high level of reliability defined by the Automotive standard AEC-Q100 grade 0.

The devices are accessed by a simple serial SPI compatible interface running up to 20 MHz.

The memory array is based on advanced true EEPROM technology (Electrically Erasable PROgrammable Memory). The M95020-A125 and M95020-A145 are byte-alterable memories (256 × 8 bits) organized as 16 pages of 16 byte in which the data integrity is significantly improved with an embedded Error Correction Code logic.