
74AUP2G08DC,125
ActiveNexperia USA Inc.
AND GATE, DUAL, 2 INPUT, 8 PINS, VSSOP, 74AUP2G08

74AUP2G08DC,125
ActiveNexperia USA Inc.
AND GATE, DUAL, 2 INPUT, 8 PINS, VSSOP, 74AUP2G08
Description
General part information
74AUP2G08DC Series
The 74AUP2G08 is a dual 2-input AND gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCCrange from 0.8 V to 3.6 V.
Technical Specifications
Parameters and characteristics for this part
| Specification | 74AUP2G08DC,125 |
|---|---|
| Current - Output High | 4 mA |
| Current - Output Low | 4 mA |
| Current - Quiescent (Max) | 500 nA |
| Input Logic Level - High (Max) | 2 V |
| Input Logic Level - High (Min) | 1.6 V |
| Input Logic Level - Low (Max) | 0.9 V |
| Input Logic Level - Low (Min) | 0.7 V |
| Logic Type | AND Gate |
| Max CL | 30 pF |
| Max Propagation Delay | 6.2 ns |
| Mounting Type | Surface Mount |
| Number of Circuits | 2 |
| Number of Inputs | 2 |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -40 °C |
| Package Length | 0.091 in |
| Package Name | 8-VFSOP, 8-VSSOP |
| Package Width | 2.3 mm |
| Voltage - Supply (Maximum) | 3.6 V |
| Voltage - Supply (Minimum) | 0.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
Datasheet
plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body
Pin FMEA for AUP family
PicoGate Logic footprints
VSSOP8; Reel pack for SMD, 7''; Q3/T4 product orientation
plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body
74AUP2G08DC Nexperia Product Reliability
Nexperia package poster
Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904
PicoGate leaded logic portfolio guide