STM32L031K6T7
ActiveARM MCU, STM32 FAMILY STM32L0 SERIES MICROCONTROLLERS, ARM CORTEX-M0+, 32 BIT, 32 MHZ, 32 KB
Deep-Dive with AI
Search across all available documentation for this part.
STM32L031K6T7
ActiveARM MCU, STM32 FAMILY STM32L0 SERIES MICROCONTROLLERS, ARM CORTEX-M0+, 32 BIT, 32 MHZ, 32 KB
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | STM32L031K6T7 |
|---|---|
| Connectivity | LINbus, I2C, IrDA, SPI, UART/USART |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Mounting Type | Surface Mount |
| Number of I/O | 25 |
| Operating Temperature [Max] | 105 °C |
| Operating Temperature [Min] | -40 °C |
| Oscillator Type | Internal |
| Package / Case | 32-LQFP |
| Peripherals | Brown-out Detect/Reset, DMA, POR, WDT, PWM |
| Program Memory Size | 32 KB |
| Program Memory Type | FLASH |
| RAM Size | 8 K |
| Speed | 32 MHz |
| Supplier Device Package | 32-LQFP (7x7) |
| Voltage - Supply (Vcc/Vdd) [Max] | 3.6 V |
| Voltage - Supply (Vcc/Vdd) [Min] | 1.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
STM32L031C6 Series
The access line ultra-low-power STM32L031x4/6 family incorporates the high-performance ARM® Cortex®-M0+ 32-bit RISC core operating at a 32 MHz frequency, high-speed embedded memories (up to 32 Kbytes of Flash program memory, 1 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.
The STM32L031x4/6 devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.
The STM32L031x4/6 devices offer several analog features, one 12-bit ADC with hardware oversampling, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.
Documents
Technical documentation and resources