Zenode.ai Logo
Beta
K
M95256-RMN6TP - STMICROELECTRONICS M95128-DRMN3TP/K

M95256-RMN6TP

Active
STMicroelectronics

EEPROM SERIAL-SPI 256K-BIT 32K X 8 2.5V/3.3V/5V 8-PIN SO N T/R

Deep-Dive with AI

Search across all available documentation for this part.

Documents+12
M95256-RMN6TP - STMICROELECTRONICS M95128-DRMN3TP/K

M95256-RMN6TP

Active
STMicroelectronics

EEPROM SERIAL-SPI 256K-BIT 32K X 8 2.5V/3.3V/5V 8-PIN SO N T/R

Deep-Dive with AI

Documents+12

Technical Specifications

Parameters and characteristics for this part

SpecificationM95256-RMN6TP
Clock Frequency20 MHz
Memory FormatEEPROM
Memory InterfaceSPI
Memory Organization32K x 8
Memory Size32 KB
Memory TypeNon-Volatile
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Supplier Device Package8-SOIC
TechnologyEEPROM
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]1.8 V
Write Cycle Time - Word, Page5 ms

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.65
10$ 0.61
25$ 0.59
50$ 0.58
100$ 0.57
250$ 0.55
500$ 0.54
1000$ 0.52
Digi-Reel® 1$ 0.65
10$ 0.61
25$ 0.59
50$ 0.58
100$ 0.57
250$ 0.55
500$ 0.54
1000$ 0.52
Tape & Reel (TR) 2500$ 0.52
5000$ 0.51
7500$ 0.50
12500$ 0.49
17500$ 0.49
NewarkEach (Supplied on Cut Tape) 1$ 0.67
10$ 0.63
25$ 0.61
50$ 0.60
100$ 0.58
250$ 0.56
500$ 0.55
1000$ 0.53

Description

General part information

M95256-A145 Series

The M95256-A125 and M95256-A145 are 256-Kbit serial EEPROM Automotive grade devices operating up to 145°C. They are compliant with the very high level of reliability defined by the Automotive standard AEC-Q100 grade 0.

The devices are accessed by a simple serial SPI compatible interface running up to 20 MHz.

The memory array is based on advanced true EEPROM technology (Electrically Erasable PROgrammable Memory). The M95256-A125 and M95256-A145 are byte-alterable memories (32768 × 8 bits) organized as 512 pages of 64 byte in which the data integrity is significantly improved with an embedded Error Correction Code logic.