
PL123-09HSC-R
ActiveLOW SKEW 1:9 ZERO DELAY BUFFER 16 SOIC .150IN T/R ROHS COMPLIANT: YES

PL123-09HSC-R
ActiveLOW SKEW 1:9 ZERO DELAY BUFFER 16 SOIC .150IN T/R ROHS COMPLIANT: YES
Description
General part information
PL123 Series
The PL123-05/-09 (-05H/-09H for High Drive) are high performance, low skew, low jitter zero delay buffers designed to distribute high speed clocks. They have one (PL123-05) or two (PL123-09) low-skew output banks, of 4 outputs each, that are synchronized with the input. The PL123-09 allows control of the banks of outputs by using the S1 and S2 inputs as shown in the Selector Definition table on page 2 of the datasheet.The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than ±100ps, the device acts as a zero delay buffer. The input output propagation delay can be advanced or delayed by adjusting the load on the CLKOUT pin.These parts are not intended for 5V input-tolerant applications.
Technical Specifications
Parameters and characteristics for this part
| Specification | PL123-09HSC-R |
|---|---|
| Differential Input | No |
| Differential Output | No |
| Divider | No |
| Frequency - Max | 134 MHz |
| Input | Clock |
| Input Ratio | 1 |
| Mounting Type | Surface Mount |
| Multiplier | No |
| Number of Circuits | 1 |
| Operating Temperature (Max) | 70 °C |
| Operating Temperature (Min) | 0 °C |
| Output | Clock |
| Output Ratio | 9 |
| Package Length | 0.154 in |
| Package Name | 16-SOIC, 16-SOP |
| Package Width | 3.9 mm |
| PLL | Yes with Bypass |
| Voltage - Supply (Maximum) | 3.6 V |
| Voltage - Supply (Minimum) | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources