Zenode.ai Logo

Description

General part information

AD9546 Series

The AD9546 incorporates digitized clocking technology that efficiently transports and distributes clock signals in systems. Digitized clocking allows the design of flexible and scalable clock transport systems with well controlled phase (time) alignment. These characteristics make the AD9546 a leading choice for the design of network equipment that must meet the synchronization requirements for IEEE®1588™boundary clocks per ITU-T G.8273.2 Class D. Digitized clocking is also relevant in applications requiring the accurate transport of frequency and phase to multiple usage endpoints (for example, distributing synchronized system reference (SYSREF) clocks to an array of ADC channels).The AD9546 supports existing and emerging International Telecommunications Union (ITU) standards for the delivery of frequency, phase, and time of day over service provider packet networks (ITU-T G.8262, ITU-T G.812, ITU-T G.813, ITU-T G.823, ITU-T G.824, ITU-T G.825, and ITU-T G.8273.2).The 10 clock outputs of the AD9546 synchronize to any one of up to eight input references. The digital phase-locked loops (DPLLs) reduce timing jitter associated with the external references, and the analog phase-locked loops (APLLs) provide frequency translation with low jitter output clocks. The digitally controlled loop and holdover circuitry continuously generate a low jitter output signal, even when all reference inputs fail.The AD9546 is available in a 48-lead LFCSP (7 mm × 7 mm) package and operates over the −40°C to +85°C temperature range.Throughout this data sheet, a single function of a multifunction pin name may be referenced when only that function is relevant (for example, M5 for SDO/M5).APPLICATIONS5G timing transport high precision synchronizationGlobal positioning system (GPS), precision time protocol (PTP) (IEEE 1588), and synchronous Ethernet (SyncE) jitter cleanup and synchronizationOptical transport networks (OTN), synchronous digital hierarchy (SDH), and macro and small cell base stations Small base station clocking (baseband and radio)Stratum 2, Stratum 3e, and Stratum 3 holdover, jitter cleanup, and phase transient controlJESD204B support for analog-to-digital converter (ADC) and digital-to-analog converter (DAC) clockingCarrier Ethernet

Technical Specifications

Parameters and characteristics for this part

SpecificationAD9546BCPZ-REEL7
Differential InputYes
Differential OutputYes
DividerYes
Frequency - Max2.415 GHz
InputClock
Input Ratio2
Mounting TypeSurface Mount
MultiplierYes
Number of Circuits2
Operating Temperature (Max)85 °C
Operating Temperature (Min)-40 °C
OutputHCSL, CML, Clock
Output Ratio6
Package / Case48-WFQFN Exposed Pad, CSP
Package Length7 mm
Package Name48-LFCSP
Package Width7 mm
PLLYes
TypeClock Synchronizer
Voltage - Supply (Range 1 Maximum)1.89 V
Voltage - Supply (Range 1 Minimum)1.71 V
Voltage - Supply (Range 2 Maximum)3.465 V
Voltage - Supply (Range 2 Minimum)1.71 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

CAD

3D models and CAD resources for this part