
BQ2205LYPWRG4
ActiveBATTERY BACK-UP SUPERVISOR FOR DUAL SRAM BANKS 16-TSSOP -20 TO 70
Deep-Dive with AI
Search across all available documentation for this part.

BQ2205LYPWRG4
ActiveBATTERY BACK-UP SUPERVISOR FOR DUAL SRAM BANKS 16-TSSOP -20 TO 70
Deep-Dive with AI
Technical Specifications
Parameters and characteristics commom to parts in this series
Specification | BQ2205LYPWRG4 | BQ2205 Series |
---|---|---|
Controller Type | Nonvolatile SRAM | Nonvolatile SRAM |
Mounting Type | Surface Mount | Surface Mount |
Operating Temperature [Max] | 70 ░C | 70 ░C |
Operating Temperature [Min] | -20 ░C | -20 ░C |
Package / Case | 16-TSSOP | 16-TSSOP |
Package / Case [x] | 0.173 " | 0.173 " |
Package / Case [x] | 4.4 mm | 4.4 mm |
Supplier Device Package | 16-TSSOP | 16-TSSOP |
Voltage - Supply [Max] | 3.6 V | 3.6 V |
Voltage - Supply [Min] | 3 V | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Distributor | Package | Quantity | $ | |
---|---|---|---|---|
Digikey | Tape & Reel (TR) | 2000 | $ 2.76 |
BQ2205 Series
Battery back-up supervisor for dual SRAM banks
Part | Package / Case [x] | Package / Case | Package / Case [x] | Mounting Type | Controller Type | Supplier Device Package | Operating Temperature [Max] | Operating Temperature [Min] | Voltage - Supply [Max] | Voltage - Supply [Min] |
---|---|---|---|---|---|---|---|---|---|---|
Texas Instruments BQ2205LYPWR | 0.173 " | 16-TSSOP | 4.4 mm | Surface Mount | Nonvolatile SRAM | 16-TSSOP | 70 ░C | -20 ░C | 3.6 V | 3 V |
Texas Instruments BQ2205LYPWRG4 | 0.173 " | 16-TSSOP | 4.4 mm | Surface Mount | Nonvolatile SRAM | 16-TSSOP | 70 ░C | -20 ░C | 3.6 V | 3 V |
Texas Instruments BQ2205LYPW | 0.173 " | 16-TSSOP | 4.4 mm | Surface Mount | Nonvolatile SRAM | 16-TSSOP | 70 ░C | -20 ░C | 3.6 V | 3 V |
Description
General part information
BQ2205 Series
The CMOS bq2205 SRAM non-volatile controller with reset provides all the necessary functions for converting one or two banks of standard CMOS SRAM into non-volatile read/write memory.
A precision comparator monitors the 3.3-V VCC input for an out-of-tolerance condition. When out-of-tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.
Power for the external SRAMs, VOUT, is switched from the VCC supply to the battery-backup supply as VCC decays. On a subsequent power-up, the VOUT supply is automatically switched from the backup supply to the VCC supply. The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system. During power-valid operation, the input decoder, A, selects one of two banks of SRAM.
Documents
Technical documentation and resources