Beta

⌘K

74LVC00APW,118

74LVC00APW,118

Active

Nexperia USA Inc.

IC GATE NAND 4CH 2-INP 14TSSOP

74LVC00APW,118

74LVC00APW,118

Active

Nexperia USA Inc.

IC GATE NAND 4CH 2-INP 14TSSOP

Description Specifications Series Pricing CAD Documents

Description

General part information

74LVC00APW Series

The 74LVC00A is a quad 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Technical Specifications

Parameters and characteristics for this part

Specification	74LVC00APW,118

Current - Output High	24 mA
Current - Output Low	24 mA
Current - Quiescent (Max)	40 ĄA
Input Logic Level - High (Max)	2 V
Input Logic Level - High (Min)	1.08 V
Input Logic Level - Low (Max)	0.8 V
Input Logic Level - Low (Min)	0.12 V
Logic Type	NAND Gate
Max CL	50 pF
Max Propagation Delay	4.3 ns
Mounting Type	Surface Mount
Number of Circuits	4
Number of Inputs	2
Operating Temperature (Max)	125 °C
Operating Temperature (Min)	-40 °C
Package Length	0.173 in
Package Name	14-TSSOP
Package Width	4.4 mm
Voltage - Supply (Maximum)	3.6 V
Voltage - Supply (Minimum)	1.2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

Sign up — free Log in

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources

plastic, thin shrink small outline package; 14 leads; 0.65 mm pitch; 5 mm x 4.4 mm x 1.1 mm body

Pin FMEA for LVC family

74LVC00APW Nexperia Product Reliability

TSSOP14; Reel pack for SMD, 13"; Q1/T1 product orientation

Power considerations when using CMOS and BiCMOS logic devices

plastic, thin shrink small outline package; 14 leads; 0.65 mm pitch; 5 mm x 4.4 mm x 1.2 mm body

Footprint for wave soldering

Nexperia package poster

74LVC00APW Series

Quad 2-input NAND gate

Part	Input Logic Level - High (Max)	Input Logic Level - High (Min)	Input Logic Level - Low (Max)	Input Logic Level - Low (Min)	Current - Output Low	Current - Output High	Package Width	Package Name	Package Length	Max Propagation Delay	Max CL	Voltage - Supply (Minimum)	Voltage - Supply (Maximum)	Mounting Type	Logic Type	Operating Temperature (Max)	Operating Temperature (Min)	Number of Inputs	Number of Circuits	Current - Quiescent (Max)
Nexperia USA Inc. 74LVC00APW,118	2 V	1.08 V	0.8 V	0.12 V	24 mA	24 mA	4.4 mm	14-TSSOP	0.173 in	4.3 ns	50 pF	1.2 V	3.6 V	Surface Mount	NAND Gate	125 °C	-40 °C	2	4	40 ĄA