Zenode.ai Logo
Beta
K

SN74AXC1T45-Q1 Series

Automotive single-bit dual-supply bus transceiver

Manufacturer: Texas Instruments

Catalog

Automotive single-bit dual-supply bus transceiver

Key Features

AEC-Q100 qualified for automotive applicationsFully configurable dual-rail design allows each port to operate with a power supply range from 0.65V to 3.6VOperating temperature: –40°C to +125°CGlitch-free power supply sequencingMaximum quiescent current (ICCA + ICCB) of 10µA (85°C maximum) and 16µA (125°C maximum)Up to 500Mbps support when translating from 1.8 to 3.3VVCC isolation featureIf Either VCC input is below 100mV, all I/O outputs are disabled and become high-impedanceIoff supports partial-power-down mode operationLatch-up performance exceeds 100mA per JESD 78, Class IIESD protection exceeds JESD 22:8000-V Human body model1000-V Charged-device modelAEC-Q100 qualified for automotive applicationsFully configurable dual-rail design allows each port to operate with a power supply range from 0.65V to 3.6VOperating temperature: –40°C to +125°CGlitch-free power supply sequencingMaximum quiescent current (ICCA + ICCB) of 10µA (85°C maximum) and 16µA (125°C maximum)Up to 500Mbps support when translating from 1.8 to 3.3VVCC isolation featureIf Either VCC input is below 100mV, all I/O outputs are disabled and become high-impedanceIoff supports partial-power-down mode operationLatch-up performance exceeds 100mA per JESD 78, Class IIESD protection exceeds JESD 22:8000-V Human body model1000-V Charged-device model

Description

AI
The SN74AXC1T45-Q1 is AEC-Q100 qualified single-bit non-inverting bus transceiver that uses two individually configurable power-supply rails. The device is operational with both VCCA and VCCB supplies as low as 0.65V. The A port is designed to track VCCA, which accepts any supply voltage from 0.65V to 3.6V. The B port is designed to track VCCB, which also accepts any supply voltage from 0.65V to 3.6V. Additionally, the SN74AXC1T45-Q1 is compatible with a single-supply system. The DIR pin determines the direction of signal propagation. With the DIR pin configured HIGH, translation is from Port A to Port B. With DIR configured LOW, translation is from Port B to Port A. The DIR pin is referenced to VCCA, meaning that its logic-high and logic-low thresholds track with VCCA. This device is fully specified for partial-power-down applications using the Ioff current. The Ioff protection circuitry is designed so that no excessive current is drawn from or to an input, output, or combined I/O that is biased to a specific voltage while the device is powered down. The VCC isolation feature is designed so that if either VCCA or VCCB is less than 100mV, both I/O ports enter a high-impedance state by disabling their outputs. Glitch-free power supply sequencing allows either supply rail to be powered on or off in any order while providing robust power sequencing performance. The SN74AXC1T45-Q1 is AEC-Q100 qualified single-bit non-inverting bus transceiver that uses two individually configurable power-supply rails. The device is operational with both VCCA and VCCB supplies as low as 0.65V. The A port is designed to track VCCA, which accepts any supply voltage from 0.65V to 3.6V. The B port is designed to track VCCB, which also accepts any supply voltage from 0.65V to 3.6V. Additionally, the SN74AXC1T45-Q1 is compatible with a single-supply system. The DIR pin determines the direction of signal propagation. With the DIR pin configured HIGH, translation is from Port A to Port B. With DIR configured LOW, translation is from Port B to Port A. The DIR pin is referenced to VCCA, meaning that its logic-high and logic-low thresholds track with VCCA. This device is fully specified for partial-power-down applications using the Ioff current. The Ioff protection circuitry is designed so that no excessive current is drawn from or to an input, output, or combined I/O that is biased to a specific voltage while the device is powered down. The VCC isolation feature is designed so that if either VCCA or VCCB is less than 100mV, both I/O ports enter a high-impedance state by disabling their outputs. Glitch-free power supply sequencing allows either supply rail to be powered on or off in any order while providing robust power sequencing performance.