ZL30722 Series
Manufacturer: Microchip Technology
Catalog
Key Features
• * Single High Quality DPLL Channel
• * Packet Network Frequency and Phase Sync
•
• + Frequency accuracy for GSM, WCDMA-FDD, LTE-FDD base stations and small cells
• + Frequency performance for ITU-T G.823 and G.824 synchronization interface, G.8261 PNT, PEC and CES interfaces and G.8263 PEC-S-F
• + Phase synchronization performance for WCDMA-TDD, TD-SCDMA, CDMA2000, LTE-TDD and LTE-A applications
• + Client holdover and reference switching between multiple servers
• + Support for new ITU-T packet clock, drafts or recs: G.8263 PEC, G.8273.2 T-BC & T-TSC w/o SyncE and G.8273.4 T-BC-P, T-TSC-P
• + Hybrid Mode for mixing SyncE and IEEE 1588
•
• * Physical Layer Clock Synchronization
•
• + ITU-T G.8262 SyncE EEC options 1 and 2
•
• * Low-Bandwidth DPLL
•
• + Programmable bandwidth from 0.1Hz to 500Hz
• + Hitless reference switching
• + High-resolution holdover averaging
• + Numerically controlled oscillator mode
•
• * Input Clocks
•
• + Up to 3 inputs, 2 differential/CMOS, 1 CMOS
• + Any input frequency from 8kHz to 1250MHz (8kHz to 300MHz for CMOS)
• + Per-input activity and frequency monitoring
•
• * Low-jitter Fractional-N APLL and 3 Outputs
•
• + Any output frequency from <1Hz to 1035MHz
• + High-resolution fractional frequency conversion with 0ppm error
• + Encapsulated design requires no external VCXO or loop filter components
• + Output jitter as low as 0.25ps RMS (12kHz-20MHz integration band)
• + Outputs are CML or 2xCMOS, can interface to LVDS, LVPECL, HSTL, SSTL and HCSL
• + Per-output supply pin with CMOS output voltages from 1.5V to 3.3V
• + Precise output alignment circuitry and per-output phase adjustment
• + Per-output enable/disable and glitchless start/stop (stop high or low)
•
• * General Features
•
• + Automatic self-configuration at power-up from internal EEPROM; up to four configurations
• + Input-to-output alignment with external feedback
• + SPI/I2C processor interface
• + Easy-to-use evaluation software
•
• * Typical Applications
•
• + ITU-T G.8262 system timing cards for Synchronous Ethernet systems
• + System timing cards which support ITU-T G.781 SETS (SDH Equipment Timing Source)
• + Mobile backhaul NID, cell-site router, edge switch/router, microwave or access aggregation node
• + EPON/GPON OLT and ONU/ONT
• + DSLAM and RT-DSLAM
• + 10G, 40G and 100G line cards
• + SONET/SDH, Fibre channel, XAUI
•
• * Integrated base station reference synchronization for air interfaces for
•
• + GSM, WCDMA, TD-SCDMA, LTE and LTE-A
• + FDD or TDD mobile technology
• + Femtocells, small cells (residential, urban, rural, enterprise), picocells and macrocells
Description
AI
The ZL30722 is a combined hardware and software platform including IEEE 1588TM-2008 Precision Time Protocol Stack, Synchronization Algorithm and Microsemi's smallest integrated System Synchronizer Clock Generation hardware. Three programmable inputs/outputs, one DPLL/NCO and one APLL are combined in a 5x5mm package to provide Synchronous Ethernet / IEEE 1588 synchronization with excellent jitter performance of 0.25 ps rms.
**[Click here for secure documentation](https://www.microsemi.com/product-directory/ieee-1588-plls-and-software/4662-zl30722#resources)**