Zenode.ai Logo
Beta
K

STM32F217IG Series

High-performance Arm Cortex-M3 MCU with 512 Kbytes of Flash memory, 120 MHz CPU, ART Accelerator, Ethernet, HW crypto

Manufacturer: STMicroelectronics

Catalog

High-performance Arm Cortex-M3 MCU with 512 Kbytes of Flash memory, 120 MHz CPU, ART Accelerator, Ethernet, HW crypto

Key Features

Memories
- Up to 1 Mbyte of Flash memory
- 512 bytes of OTP memory
- Up to 128 + 4 Kbytes of SRAM
- Flexible static memory controller that supports Compact Flash, SRAM, PSRAM, NOR and NAND memories
- LCD parallel interface, 8080/6800 modes
Clock, reset and supply management
- From 1.8 to 3.6 V application supply+I/Os
- POR, PDR, PVD and BOR
- 4 to 26 MHz crystal oscillator
- Internal 16 MHz factory-trimmed RC
- 32 kHz oscillator for RTC with calibration
- Internal 32 kHz RC with calibration
Low-power modes
- Sleep, Stop and Standby modes
- VBATsupply for RTC, 20 × 32 bit backup registers, and optional 4 KB backup SRAM
Up to 17 timers
- Up to twelve 16-bit and two 32-bit timers, up to 120 MHz, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input

Description

AI
The STM32F21x family is based on the high-performance ARM®Cortex®-M3 32-bit RISC core operating at a frequency of up to 120 MHz. The family incorporates high-speed embedded memories (Flash memory up to 1 Mbyte, up to 128 Kbytes of system SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, three AHB buses and a 32-bit multi-AHB bus matrix. The devices also feature an adaptive real-time memory accelerator (ART Accelerator™) which allows to achieve a performance equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 120 MHz. This performance has been validated using the CoreMark benchmark. All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers. a true number random generator (RNG). They also feature standard and advanced communication interfaces. New advanced peripherals include an SDIO, an enhanced flexible static memory control (FSMC) interface (for devices offered in packages of 100 pins and more), a cryptographic acceleration cell, and a camera interface for CMOS sensors. The devices also feature standard peripherals.