SY100EL33LZG
ActiveMULTIPLIER/DIVIDER, DIVIDE BY 4, 1 INPUT, 4.2 GHZ, 3 V TO 3.8 V, 8 PINS, SOIC
Deep-Dive with AI
Search across all available documentation for this part.
SY100EL33LZG
ActiveMULTIPLIER/DIVIDER, DIVIDE BY 4, 1 INPUT, 4.2 GHZ, 3 V TO 3.8 V, 8 PINS, SOIC
Deep-Dive with AI
Technical Specifications
Parameters and characteristics commom to parts in this series
| Specification | SY100EL33LZG | 100EL33 Series |
|---|---|---|
| - | - | |
| Count Rate | 4.2 GHz | 4.2 GHz |
| Logic Type | Divide-by-4 | Divide-by-4 |
| Mounting Type | Surface Mount | Surface Mount |
| Number of Bits per Element | 2 | 2 |
| Number of Elements | 1 | 1 |
| Operating Temperature [Max] | 85 °C | 85 °C |
| Operating Temperature [Min] | -40 °C | -40 °C |
| Package / Case | 8-SOIC | 8-SOIC |
| Package / Case [x] | 0.154 in | 0.154 in |
| Package / Case [y] | 3.9 mm | 3.9 mm |
| Reset | Asynchronous | Asynchronous |
| Supplier Device Package | 8-SOIC | 8-SOIC |
| Trigger Type | Negative, Positive | Negative, Positive |
| Voltage - Supply [Max] | 5 V | 5 V |
| Voltage - Supply [Min] | 3.3 V | 3.3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 3.86 | |
| 25 | $ 3.23 | |||
| 100 | $ 2.93 | |||
100EL33 Series
IC DIVIDER BY 4 1-BIT 8SOIC
| Part | Number of Bits per Element | Logic Type | Voltage - Supply [Min] | Voltage - Supply [Max] | Reset | Count Rate | Operating Temperature [Max] | Operating Temperature [Min] | Trigger Type | Supplier Device Package | Package / Case | Package / Case [y] | Package / Case [x] | Mounting Type | Number of Elements |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Microchip Technology SY100EL33LZC-TR | 2 | Divide-by-4 | 3.3 V | 5 V | Asynchronous | 4.2 GHz | 85 °C | -40 °C | Negative, Positive | 8-SOIC | 8-SOIC | 3.9 mm | 0.154 in | Surface Mount | 1 |
Microchip Technology SY100EL33ZC | 2 | Divide-by-4 | 3.3 V | 5 V | Asynchronous | 4.2 GHz | 85 °C | -40 °C | Negative, Positive | 8-SOIC | 8-SOIC | 3.9 mm | 0.154 in | Surface Mount | 1 |
Microchip Technology SY100EL33ZG | 2 | Divide-by-4 | 3.3 V | 5 V | Asynchronous | 4.2 GHz | 85 °C | -40 °C | Negative, Positive | 8-SOIC | 8-SOIC | 3.9 mm | 0.154 in | Surface Mount | 1 |
Microchip Technology SY100EL33LZG | |||||||||||||||
Microchip Technology SY100EL33LZI-TR | 2 | Divide-by-4 | 3.3 V | 5 V | Asynchronous | 4.2 GHz | 85 °C | -40 °C | Negative, Positive | 8-SOIC | 8-SOIC | 3.9 mm | 0.154 in | Surface Mount | 1 |
Microchip Technology SY100EL33LZG | 2 | Divide-by-4 | 3.3 V | 5 V | Asynchronous | 4.2 GHz | 85 °C | -40 °C | Negative, Positive | 8-SOIC | 8-SOIC | 3.9 mm | 0.154 in | Surface Mount | 1 |
Microchip Technology SY100EL33ZI-TR | 2 | Divide-by-4 | 3.3 V | 5 V | Asynchronous | 4.2 GHz | 85 °C | -40 °C | Negative, Positive | 8-SOIC | 8-SOIC | 3.9 mm | 0.154 in | Surface Mount | 1 |
Microchip Technology SY100EL33ZG-TR | 2 | Divide-by-4 | 3.3 V | 5 V | Asynchronous | 4.2 GHz | 85 °C | -40 °C | Negative, Positive | 8-SOIC | 8-SOIC | 3.9 mm | 0.154 in | Surface Mount | 1 |
Microchip Technology SY100EL33LZC | 2 | Divide-by-4 | 3.3 V | 5 V | Asynchronous | 4.2 GHz | 85 °C | -40 °C | Negative, Positive | 8-SOIC | 8-SOIC | 3.9 mm | 0.154 in | Surface Mount | 1 |
Microchip Technology SY100EL33ZC-TR | 2 | Divide-by-4 | 3.3 V | 5 V | Asynchronous | 4.2 GHz | 85 °C | -40 °C | Negative, Positive | 8-SOIC | 8-SOIC | 3.9 mm | 0.154 in | Surface Mount | 1 |
Description
General part information
100EL33 Series
The SY100EL33/L are integrated ÷4 dividers. The differential clock inputs and the VBB allow a differential, single-ended or AC-coupled interface to the device. If used, the VBB output should be bypassed to ground with a 0.01µF capacitor. Also note that the VBB is designed to be used as an input bias on the EL33/L only; the VBB output has limited current sink and source capability. The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset input allows for the synchronization of multiple EL33/Ls in a system.3.3V and 5V power supply options 650ps propagation delay 4.0GHz toggle frequency High bandwidth output transistions Internal 75k? input pull-down resistors Available in 8-pin SOIC package
Documents
Technical documentation and resources