74AUP2G32RA3-7
ActiveIC GATE OR 2CH 2-INP DFN1210-8
74AUP2G32RA3-7
ActiveIC GATE OR 2CH 2-INP DFN1210-8
Description
General part information
74AUP2G32RA3-7
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP2G32 is a dual two input NAND gate. Both gates have push-pull outputs designed for operation over a power supply range of 0.8 V to 3.6 V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down.
Technical Specifications
Parameters and characteristics for this part
| Specification | 74AUP2G32RA3-7 |
|---|---|
| Current - Output High | 4 mA |
| Current - Output Low | 4 mA |
| Current - Quiescent (Max) | 500 nA |
| Input Logic Level - High (Max) | 2 V |
| Input Logic Level - High (Min) | 1.6 V |
| Input Logic Level - Low (Max) | 0.9 V |
| Input Logic Level - Low (Min) | 0.7 V |
| Logic Type | OR Gate |
| Max CL | 30 pF |
| Max Propagation Delay | 6.4 ns |
| Mounting Type | Surface Mount |
| Number of Circuits | 2 |
| Number of Inputs | 2 |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -40 °C |
| Package / Case | 8-XFDFN |
| Package Name | X2-DFN1210-8 |
| Voltage - Supply (Maximum) | 3.6 V |
| Voltage - Supply (Minimum) | 0.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources