LTC2143IUP-12#PBF
Active12-BIT, 80MSPS LOW POWER DUAL ADCS
Deep-Dive with AI
Search across all available documentation for this part.
LTC2143IUP-12#PBF
Active12-BIT, 80MSPS LOW POWER DUAL ADCS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LTC2143IUP-12#PBF |
|---|---|
| Architecture | Pipelined |
| Configuration | S/H-ADC |
| Data Interface | LVDS - Parallel, Parallel |
| Features | Simultaneous Sampling |
| Input Type | Differential |
| Mounting Type | Surface Mount |
| Number of A/D Converters | 2 |
| Number of Bits | 12 bits |
| Number of Inputs | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 64-WFQFN Exposed Pad |
| Ratio - S/H:ADC | 1:1 |
| Reference Type | External, Internal |
| Sampling Rate (Per Second) | 80 M |
| Supplier Device Package | 64-QFN (9x9) |
| Voltage - Supply, Analog [Max] | 1.9 V |
| Voltage - Supply, Analog [Min] | 1.7 V |
| Voltage - Supply, Digital [Max] | 1.9 V |
| Voltage - Supply, Digital [Min] | 1.7 V |
LTC2143-12 Series
12-Bit, 80Msps Low Power Dual ADCs
| Part | Mounting Type | Data Interface | Reference Type | Number of A/D Converters | Input Type | Sampling Rate (Per Second) | Package / Case | Configuration | Ratio - S/H:ADC | Voltage - Supply, Digital [Min] | Voltage - Supply, Digital [Max] | Supplier Device Package | Number of Bits | Architecture | Operating Temperature [Max] | Operating Temperature [Min] | Number of Inputs | Features | Voltage - Supply, Analog [Max] | Voltage - Supply, Analog [Min] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Analog Devices | Surface Mount | LVDS - Parallel Parallel | External Internal | 2 | Differential | 80 M | 64-WFQFN Exposed Pad | S/H-ADC | 1:1 | 1.7 V | 1.9 V | 64-QFN (9x9) | 12 bits | Pipelined | 70 °C | 0 °C | 2 | Simultaneous Sampling | 1.9 V | 1.7 V |
Analog Devices | Surface Mount | LVDS - Parallel Parallel | External Internal | 2 | Differential | 80 M | 64-WFQFN Exposed Pad | S/H-ADC | 1:1 | 1.7 V | 1.9 V | 64-QFN (9x9) | 14 | Pipelined | 85 °C | -40 °C | 2 | Simultaneous Sampling | 1.9 V | 1.7 V |
Analog Devices | Surface Mount | LVDS - Parallel Parallel | External Internal | 2 | Differential | 80 M | 64-WFQFN Exposed Pad | S/H-ADC | 1:1 | 1.7 V | 1.9 V | 64-QFN (9x9) | 12 bits | Pipelined | 85 °C | -40 °C | 2 | Simultaneous Sampling | 1.9 V | 1.7 V |
Analog Devices | Surface Mount | LVDS - Parallel Parallel | External Internal | 2 | Differential | 80 M | 64-WFQFN Exposed Pad | S/H-ADC | 1:1 | 1.7 V | 1.9 V | 64-QFN (9x9) | 14 | Pipelined | 70 °C | 0 °C | 2 | Simultaneous Sampling | 1.9 V | 1.7 V |
Analog Devices | Surface Mount | LVDS - Parallel Parallel | External Internal | 2 | Differential | 80 M | 64-WFQFN Exposed Pad | S/H-ADC | 1:1 | 1.7 V | 1.9 V | 64-QFN (9x9) | 12 bits | Pipelined | 85 °C | -40 °C | 2 | Simultaneous Sampling | 1.9 V | 1.7 V |
Analog Devices | Surface Mount | LVDS - Parallel Parallel | External Internal | 2 | Differential | 80 M | 64-WFQFN Exposed Pad | S/H-ADC | 1:1 | 1.7 V | 1.9 V | 64-QFN (9x9) | 14 | Pipelined | 85 °C | -40 °C | 2 | Simultaneous Sampling | 1.9 V | 1.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 40 | $ 43.90 | |
Description
General part information
LTC2143-12 Series
The LTC2145-12/LTC2144-12/LTC2143-12 are 2-channel simultaneous sampling 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 70.6dB SNR and 89dB spurious free dynamic range (SFDR). Ultralow jitter of 0.08psRMSallows undersampling of IF frequencies with excellent noise performance.DC specs include ±0.3LSB INL (typ), ±0.1LSB DNL (typ) and no missing codes over temperature. The transition noise is 0.3LSBRMS.The digital outputs can be either full rate CMOS, double data rate CMOS, or double data rate LVDS. A separate output power supply allows the CMOS output swing to range from 1.2V to 1.8V.The ENC+and ENC–inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.BitsLTC2143-1212LTC2143-1414ApplicationsCommunicationsCellular Base StationsSoftware Defined RadiosPortable Medical ImagingMulti-Channel Data AcquisitionNondestructive Testing
Documents
Technical documentation and resources