276PGILF
ActiveTRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER
Deep-Dive with AI
Search across all available documentation for this part.
276PGILF
ActiveTRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 276PGILF |
|---|---|
| Differential - Input:Output | False |
| Frequency - Max [Max] | 200 MHz |
| Input | Crystal |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | CMOS |
| Package / Case | 16-TSSOP |
| Package / Case [x] | 0.173 in |
| Package / Case [y] | 4.4 mm |
| PLL | Yes with Bypass |
| Ratio - Input:Output [custom] | 1:3 |
| Supplier Device Package | 16-TSSOP |
| Type | Clock/Frequency Synthesizer, Fanout Buffer (Distribution) |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
276 Series
Triple PLL Field Programmable VCXO Clock Synthesizer
| Part | Type | Input | Voltage - Supply [Max] | Voltage - Supply [Min] | Operating Temperature [Max] | Operating Temperature [Min] | Number of Circuits | Output | Mounting Type | Supplier Device Package | Frequency - Max [Max] | Ratio - Input:Output [custom] | Differential - Input:Output | PLL | Package / Case [x] | Package / Case | Package / Case [y] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Renesas Electronics Corporation 276PGILF | Clock/Frequency Synthesizer, Fanout Buffer (Distribution) | Crystal | 3.465 V | 3.135 V | 85 °C | -40 °C | 1 | CMOS | Surface Mount | 16-TSSOP | 200 MHz | 1:3 | Yes with Bypass | 0.173 in | 16-TSSOP | 4.4 mm |
Description
General part information
276 Series
The 276 field programmable VCXO clock synthesizer generates up to three high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency crystal input. It is designed to replace crystals and crystal oscillators in most electronic systems. Using IDT's VersaClockTM software to configure PLLs and outputs, the 276 contains a One-Time Programmable (OTP) ROM for field programmability. Programming features include VCXO and eight selectable configuration registers. Each of the outputs are powered by a single VDDO voltage. VDDO may vary from 1.8 V to VDD. Using Phase-Locked Loop (PLL) techniques, the device runs from a standard fundamental mode, inexpensive crystal, or clock. It can replace VCXOs, multiple crystals and oscillators, saving board space and cost. The 276 is also available in factory programmed custom versions for high-volume applications.
Documents
Technical documentation and resources
No documents available