SY88063CLMG
Active1G - 12.5G LIMITING POST AMPLIFIER W/DIGITAL OFFSET CORRECTION 16 VQFN 3X3X1.00MM TUBE ROHS COMPLIANT: YES
Deep-Dive with AI
Search across all available documentation for this part.
SY88063CLMG
Active1G - 12.5G LIMITING POST AMPLIFIER W/DIGITAL OFFSET CORRECTION 16 VQFN 3X3X1.00MM TUBE ROHS COMPLIANT: YES
Deep-Dive with AI
Technical Specifications
Parameters and characteristics commom to parts in this series
| Specification | SY88063CLMG | SY88063CL Series |
|---|---|---|
| Applications | Optical Networks | Optical Networks |
| Mounting Type | Surface Mount | Surface Mount |
| Package / Case | 16-VFQFN Exposed Pad | 16-VFQFN Exposed Pad |
| Supplier Device Package | 16-QFN (3x3) | 16-QFN (3x3) |
| Type | Limiting Amplifier | Limiting Amplifier |
SY88063CL Series
1G - 12.5G LIMITING POST AMPLIFIER W/DIGITAL OFFSET CORRECTION 16 VQFN 3X3X1.00MM TUBE ROHS COMPLIANT: YES
| Part | Package / Case | Applications | Type | Mounting Type | Supplier Device Package |
|---|---|---|---|---|---|
Microchip Technology SY88063CLMG | 16-VFQFN Exposed Pad | Optical Networks | Limiting Amplifier | Surface Mount | 16-QFN (3x3) |
Microchip Technology SY88063CLMG-TR | 16-VFQFN Exposed Pad | Optical Networks | Limiting Amplifier | Surface Mount | 16-QFN (3x3) |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 10.13 | |
| Microchip Direct | TUBE | 1 | $ 10.13 | |
| 25 | $ 8.44 | |||
| 100 | $ 7.67 | |||
| 1000 | $ 7.40 | |||
| 5000 | $ 7.33 | |||
Description
General part information
SY88063CL Series
The SY88063CL limiting post amplifier is designed for use in fiber-optic receivers for multi-rate applications from 1.0625Gbps to 12.5Gbps.
The SY88063CL contains a high-bandwidth, high-sensitivity input stage with user-programmable, wide-range SD assert/LOS de-assert threshold levels, which enables optimized system reach. Typically, 4dB of electrical hysteresis is provided to minimize LOS or SD chattering caused by noisy input signals. A logic level control pin is provided to enable user selection of an open-collector, TTL-compatible LOS or SD status indication signal with an external 5kΩ to 10kΩ pull-up resistor.
The SY88063CL provides fast SD assert and LOS de-assert times over the entire differential input voltage range of 5mVPP to 1800mVPP.
Documents
Technical documentation and resources