74AUP1G07FS3-7
ActiveBUFFER/DRIVER 1-CH NON-INVERTING OPEN DRAIN CMOS 4-PIN X2-DFN EP T/R
74AUP1G07FS3-7
ActiveBUFFER/DRIVER 1-CH NON-INVERTING OPEN DRAIN CMOS 4-PIN X2-DFN EP T/R
Description
General part information
74AUP1G07FS3-7
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP1G07 is a single buffer gate with an open drain output designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFFcircuitry disables the output preventing damaging current backflow when the device is powered down.
Technical Specifications
Parameters and characteristics for this part
| Specification | 74AUP1G07FS3-7 |
|---|---|
| Current - Output Low | 4 mA |
| Logic Type | Buffer, Non-Inverting |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 1 bits |
| Number of Elements | 1 |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -40 °C |
| Output Type | Open Drain |
| Package / Case | 4-XFDFN Exposed Pad |
| Package Name | X2-DFN0808-4 |
| Voltage - Supply (Maximum) | 3.6 V |
| Voltage - Supply (Minimum) | 0.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources