Zenode.ai Logo
Beta
K
LTC1750IFW#PBF - Analog Devices-AD5583YRVZ Digital to Analog Converters - DACs DAC 4-CH R-2R 10-bit 48-Pin TSSOP Tube

LTC1750IFW#PBF

Active
Analog Devices

1-CHANNEL SINGLE ADC PIPELINED 80MSPS 14-BIT PARALLEL 48-PIN TSSOP TUBE

Deep-Dive with AI

Search across all available documentation for this part.

LTC1750IFW#PBF - Analog Devices-AD5583YRVZ Digital to Analog Converters - DACs DAC 4-CH R-2R 10-bit 48-Pin TSSOP Tube

LTC1750IFW#PBF

Active
Analog Devices

1-CHANNEL SINGLE ADC PIPELINED 80MSPS 14-BIT PARALLEL 48-PIN TSSOP TUBE

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationLTC1750IFW#PBF
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceParallel
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits14
Number of Inputs1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case48-TFSOP
Package / Case0.24 in
Package / Case [custom]6.1 mm
Ratio - S/H:ADC1:1
Reference TypeExternal, Internal
Sampling Rate (Per Second)80 M
Supplier Device Package48-TSSOP
Voltage - Supply, Analog5 V
Voltage - Supply, Digital5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 39$ 67.26

Description

General part information

LTC1750 Series

The LTC1750 is an 80Msps, 14-bit A/D converter designed for digitizing wide dynamic range signals up to frequencies of 500MHz. The input range of the ADC can be optimized with the on-chip PGA sample-and-hold circuit and flexible reference circuitry.The LTC1750 has a highly linear sample-and-hold circuit with a bandwidth of 500MHz. The SFDR is 82dB with an input frequency of 250MHz. Ultralow jitter of 0.12psRMSallows undersampling of IF frequencies with minimal degradation in SNR. DC specs include ±3LSB INL and no missing codes.The digital interface is compatible with 5V, 3V, 2V and LVDS logic systems. TheENCand ENC inputs may be driven differentially from PECL, GTL and other low swing logic families or from single-ended TTL or CMOS. The low noise, high gainENCand ENC inputs may also be driven by a sinusoidal signal without degrading performance. A separate output power supply can be operated from 0.5V to 5V, making it easy to connect directly to any low voltage DSPs or FIFOs.The 48-pin TSSOP package with a flow-through pinout simplifies the board layout.ApplicationsTelecommunicationsReceiversCellular Base StationsSpectrum AnalysisImaging SystemsMRITomography

Documents

Technical documentation and resources