Zenode.ai Logo
ZL30117GGG2 - LBGA / 64

ZL30117GGG2

Active
Microchip Technology

SONET/SDH SYSTEM SYNCHRONIZER

Deep-Dive with AI

Search across all available documentation for this part.

ZL30117GGG2 - LBGA / 64

ZL30117GGG2

Active
Microchip Technology

SONET/SDH SYSTEM SYNCHRONIZER

Deep-Dive with AI

Technical Specifications

Parameters and characteristics commom to parts in this series

SpecificationZL30117GGG2ZL30117 Series
Differential - Input:OutputNo/YesNo/Yes
Frequency - Max [Max]622.08 MHz622.08 MHz
InputLVCMOSLVCMOS
Main PurposeTelecom, SONET/SDHTelecom, SONET/SDH
Mounting TypeSurface MountSurface Mount
Number of Circuits11
Operating Temperature [Max]85 °C85 °C
Operating Temperature [Min]-40 °C-40 °C
OutputLVPECL, LVCMOSLVPECL, LVCMOS
Package / Case64-BGA64-BGA
PLLTrueTrue
Ratio - Input:Output [custom]6:56:5
Supplier Device Package64-CABGA (9x9)64-CABGA (9x9)
Voltage - Supply [Max]3.63 V3.63 V
Voltage - Supply [Min]2.97 V2.97 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 260$ 73.56
Microchip DirectTRAY 1$ 91.39
25$ 76.13
100$ 69.25
1000$ 63.99
5000$ 60.67

ZL30117 Series

SONET/SDH System Synchronizer

PartMounting TypePLLInputRatio - Input:Output [custom]Package / CaseFrequency - Max [Max]Number of CircuitsOperating Temperature [Max]Operating Temperature [Min]Differential - Input:OutputOutputVoltage - Supply [Min]Voltage - Supply [Max]Main PurposeSupplier Device Package
Microchip Technology
ZL30117GGG2
Surface Mount
LVCMOS
6:5
64-BGA
622.08 MHz
1
85 °C
-40 °C
No/Yes
LVCMOS, LVPECL
2.97 V
3.63 V
SONET/SDH, Telecom
64-CABGA (9x9)
Microchip Technology
ZL30117GGG
Surface Mount
LVCMOS
6:5
64-BGA
622.08 MHz
1
85 °C
-40 °C
No/Yes
LVCMOS, LVPECL
2.97 V
3.63 V
SONET/SDH, Telecom
64-CABGA (9x9)

Description

General part information

ZL30117 Series

The ZL30117 SONET/SDH Line Card Synchronizer is a highly integrated device that provides timing and synchronization for network interface cards. The DPLL is capable of locking to one of three input references and provides a wide variety of synchronized output clocks and frame pulses.

Documents

Technical documentation and resources