
MC74HC373ADWR2G
ActiveLATCH, 74HC373, D TYPE TRANSPARENT, TRI STATE NON INVERTED, 32 NS, 7.8 MA, 20 PINS, WSOIC

MC74HC373ADWR2G
ActiveLATCH, 74HC373, D TYPE TRANSPARENT, TRI STATE NON INVERTED, 32 NS, 7.8 MA, 20 PINS, WSOIC
Description
General part information
MC74HC373ADWR2G
High-Performance Silicon-Gate CMOSThe MC74HC373A is identical in pinout to the LS373. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold time becomes latched.The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.The HC373A is identical in function to the HC573A which has the data inputs on the opposite side of the package from the outputs to facilitate PC board layout.The HC373A is the non-inverting version of the HC533A.
Technical Specifications
Parameters and characteristics for this part
| Specification | MC74HC373ADWR2G |
|---|---|
| Circuit | 8:8 |
| Current - Output High | 7.8 mA |
| Current - Output Low | 7.8 mA |
| Delay Time - Propagation | 21 ns |
| Independent Circuits | 1 |
| Logic Type | D-Type Transparent Latch |
| Mounting Type | Surface Mount |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -55 °C |
| Output Type | Tri-State |
| Package Length | 0.295 in |
| Package Name | 20-SOIC |
| Package Width | 7.5 mm |
| Voltage - Supply (Maximum) | 6 V |
| Voltage - Supply (Minimum) | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources