
LTC2157IUP-12#TRPBF
Active2-CHANNEL DUAL ADC PIPELINED 250MSPS 12-BIT PARALLEL/LVDS 64-PIN QFN EP T/R
Deep-Dive with AI
Search across all available documentation for this part.

LTC2157IUP-12#TRPBF
Active2-CHANNEL DUAL ADC PIPELINED 250MSPS 12-BIT PARALLEL/LVDS 64-PIN QFN EP T/R
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LTC2157IUP-12#TRPBF |
|---|---|
| Architecture | Pipelined |
| Configuration | S/H-ADC |
| Data Interface | LVDS - Parallel |
| Features | Simultaneous Sampling |
| Input Type | Differential |
| Mounting Type | Surface Mount |
| Number of A/D Converters | 2 |
| Number of Bits | 12 bits |
| Number of Inputs | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 64-WFQFN Exposed Pad |
| Ratio - S/H:ADC | 1:1 |
| Reference Type | External, Internal |
| Sampling Rate (Per Second) | 250 M |
| Supplier Device Package | 64-QFN (9x9) |
| Voltage - Supply, Analog [Max] | 1.9 V |
| Voltage - Supply, Analog [Min] | 1.7 V |
| Voltage - Supply, Digital [Max] | 1.9 V |
| Voltage - Supply, Digital [Min] | 1.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 2000 | $ 122.88 | |
Description
General part information
LTC2157-12 Series
The LTC2157-12/LTC2156-12/LTC2155-12 are a family of dual 250Msps/210Msps/170Msps 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 68.5dB SNR and 90dB spurious free dynamic range (SFDR). The 1.25GHz input bandwidth allows the ADC to achieve high undersampling ratio with very low attenuation. The latency is only five clock cycles.DC specs include ±0.26LSB INL (typ), ±0.16LSB DNL (typ) and no missing codes over temperature. The transition noise is 0.54LSBRMS.The digital outputs are double data rate (DDR) LVDS.The ENC+and ENC–inputs can be driven differentially with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.BitsLTC2157-1212LTC2157-1414ApplicationsCommunicationsCellular BasestationsSoftware Defined RadiosMedical ImagingHigh Definition VideoTesting and Measurement Instruments
Documents
Technical documentation and resources