Zenode.ai Logo
Beta
K
LTC2143IUP-14#PBF - 64-QFN

LTC2143IUP-14#PBF

Active
Analog Devices

14-BIT, 80MSPS LOW POWER DUAL ADCS

Deep-Dive with AI

Search across all available documentation for this part.

LTC2143IUP-14#PBF - 64-QFN

LTC2143IUP-14#PBF

Active
Analog Devices

14-BIT, 80MSPS LOW POWER DUAL ADCS

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationLTC2143IUP-14#PBF
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceLVDS - Parallel, Parallel
FeaturesSimultaneous Sampling
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters2
Number of Bits14
Number of Inputs2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case64-WFQFN Exposed Pad
Ratio - S/H:ADC1:1
Reference TypeExternal, Internal
Sampling Rate (Per Second)80 M
Supplier Device Package64-QFN (9x9)
Voltage - Supply, Analog [Max]1.9 V
Voltage - Supply, Analog [Min]1.7 V
Voltage - Supply, Digital [Max]1.9 V
Voltage - Supply, Digital [Min]1.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 85.52
10$ 68.17
25$ 63.75
100$ 61.89

Description

General part information

LTC2143-12 Series

The LTC2145-12/LTC2144-12/LTC2143-12 are 2-channel simultaneous sampling 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 70.6dB SNR and 89dB spurious free dynamic range (SFDR). Ultralow jitter of 0.08psRMSallows undersampling of IF frequencies with excellent noise performance.DC specs include ±0.3LSB INL (typ), ±0.1LSB DNL (typ) and no missing codes over temperature. The transition noise is 0.3LSBRMS.The digital outputs can be either full rate CMOS, double data rate CMOS, or double data rate LVDS. A separate output power supply allows the CMOS output swing to range from 1.2V to 1.8V.The ENC+and ENC–inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.BitsLTC2143-1212LTC2143-1414ApplicationsCommunicationsCellular Base StationsSoftware Defined RadiosPortable Medical ImagingMulti-Channel Data AcquisitionNondestructive Testing

Documents

Technical documentation and resources