Zenode.ai Logo
Beta
K
LTC2190CUKG#TRPBF - 52 QFN EP

LTC2190CUKG#TRPBF

Active
Analog Devices

2-CHANNEL DUAL ADC PIPELINED 25MSPS 16-BIT SERIAL 52-PIN QFN EP T/R

Deep-Dive with AI

Search across all available documentation for this part.

LTC2190CUKG#TRPBF - 52 QFN EP

LTC2190CUKG#TRPBF

Active
Analog Devices

2-CHANNEL DUAL ADC PIPELINED 25MSPS 16-BIT SERIAL 52-PIN QFN EP T/R

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationLTC2190CUKG#TRPBF
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceLVDS - Serial
FeaturesSimultaneous Sampling
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters2
Number of Bits16
Number of Inputs2
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Package / Case52-WFQFN Exposed Pad
Ratio - S/H:ADC1:1
Reference TypeExternal, Internal
Sampling Rate (Per Second)25 M
Supplier Device Package52-QFN (7x8)
Voltage - Supply, Analog [Max]1.9 V
Voltage - Supply, Analog [Min]1.7 V
Voltage - Supply, Digital [Max]1.9 V
Voltage - Supply, Digital [Min]1.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2000$ 68.30

Description

General part information

LTC2190 Series

The LTC2192/LTC2191/LTC2190 are 2-channel, simultaneous sampling 16-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 77dB SNR and 90dB spurious free dynamic range (SFDR). Ultralow jitter of 0.07psRMSallows undersampling of IF frequencies with excellent noise performance.DC specs include ±2LSB INL (typ), ±0.5LSB DNL (typ) and no missing codes over temperature. The transition noise is 3.3LSBRMS.To minimize the number of data lines the digital outputs are serial LVDS. Each channel outputs one bit, two bits or four bits at a time. The LVDS drivers have optional internal termination and adjustable output levels to ensure clean signal integrity.The ENC+and ENC–inputs may be driven differentially or single ended with a sine wave, PECL, LVDS, TTL or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.ApplicationsCommunicationsCellular Base StationsSoftware-Defined RadiosPortable Medical ImagingMulti-Channel Data AcquisitionNondestructive Testing