
LTC2208IUP#TRPBF
ActiveIC ADC 16BIT PIPELINED 64QFN
Deep-Dive with AI
Search across all available documentation for this part.

LTC2208IUP#TRPBF
ActiveIC ADC 16BIT PIPELINED 64QFN
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LTC2208IUP#TRPBF |
|---|---|
| Architecture | Pipelined |
| Configuration | S/H-ADC |
| Data Interface | LVDS - Parallel, Parallel |
| Features | PGA |
| Input Type | Differential |
| Mounting Type | Surface Mount |
| Number of A/D Converters | 1 |
| Number of Bits | 16 |
| Number of Inputs | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 64-WFQFN Exposed Pad |
| Ratio - S/H:ADC | 1:1 |
| Reference Type | External, Internal |
| Sampling Rate (Per Second) | 130 M |
| Supplier Device Package | 64-QFN (9x9) |
| Voltage - Supply, Analog [Max] | 3.465 V |
| Voltage - Supply, Analog [Min] | 3.135 V |
| Voltage - Supply, Digital [Max] | 3.465 V |
| Voltage - Supply, Digital [Min] | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 2000 | $ 125.35 | |
Description
General part information
LTC2208-14 Series
The LTC2208 is a 130Msps, sampling 16-bit A/D converter designed for digitizing high frequency, wide dynamic range signals up to input frequencies of 700MHz. The input range of the ADC can be optimized with the PGA front end.The LTC2208 is perfect for demanding communications applications, with AC performance that includes 78dBFS Noise Floor and 100dB spurious free dynamic range (SFDR). Ultra low jitter of 70fsRMSallows undersampling of high input frequencies with excellent noise performance. Maximum DC specs include ±4LSB INL, ±1LSB DNL (no missing codes) over temperature.The digital output can be either differential LVDS or single-ended CMOS. There are two format options for the CMOS outputs: a single bus running at the full data rate or demultiplexed buses running at half data rate. A separate output power supply allows the CMOS output swing to range from 0.5V to 3.3V.The ENC+and ENC–inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed with a wide range of clock duty cycle.BitsLTC2208-1414LTC2208-1616ApplicationsTelecommunicationsReceiversCellular Base StationsSpectrum AnalysisImaging SystemsATE
Documents
Technical documentation and resources