MC100LVEL92DWG
ActiveVOLTAGE LEVEL TRANSLATOR, LV FAMILY, 3 INPUT, 50 MA, 610 PS, 4.5 V TO 5.5 V, WSOIC-20
Deep-Dive with AI
Search across all available documentation for this part.
MC100LVEL92DWG
ActiveVOLTAGE LEVEL TRANSLATOR, LV FAMILY, 3 INPUT, 50 MA, 610 PS, 4.5 V TO 5.5 V, WSOIC-20
Deep-Dive with AI
Technical Specifications
Parameters and characteristics commom to parts in this series
| Specification | MC100LVEL92DWG | 100LVEL92 Series |
|---|---|---|
| Channel Type | Unidirectional | Unidirectional |
| Channels per Circuit | 3 | 3 |
| Input Signal | PECL | PECL |
| Mounting Type | Surface Mount | Surface Mount |
| Number of Circuits | 1 | 1 |
| Operating Temperature [Max] | 85 °C | 85 °C |
| Operating Temperature [Min] | -40 °C | -40 °C |
| Output Signal | LVPECL | LVPECL |
| Output Type | Differential | Differential |
| Package / Case | 20-SOIC | 20-SOIC |
| Package / Case [y] | 0.295 in | 0.295 in |
| Package / Case [y] | 7.5 mm | 7.5 mm |
| Supplier Device Package | 20-SOIC | 20-SOIC |
| Translator Type | Mixed Signal | Mixed Signal |
100LVEL92 Series
IC XLATOR TRP PECL-LVPECL 20SOIC
| Part | Number of Circuits | Supplier Device Package | Output Signal | Channel Type | Input Signal | Translator Type | Output Type | Channels per Circuit | Operating Temperature [Max] | Operating Temperature [Min] | Package / Case | Package / Case [y] | Package / Case [y] | Mounting Type |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ON Semiconductor MC100LVEL92DW | 1 | 20-SOIC | LVPECL | Unidirectional | PECL | Mixed Signal | Differential | 3 | 85 °C | -40 °C | 20-SOIC | 0.295 in | 7.5 mm | Surface Mount |
ON Semiconductor MC100LVEL92DWG | 1 | 20-SOIC | LVPECL | Unidirectional | PECL | Mixed Signal | Differential | 3 | 85 °C | -40 °C | 20-SOIC | 0.295 in | 7.5 mm | Surface Mount |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
100LVEL92 Series
The MC100LVEL92 is a triple PECL input to LVPECL output translator. The device receives standard PECL signals and translates them to differential LVPECL output signals.To accomplish the PECL to LVPECL level translation, the MC100LVEL92 requires three power rails. The VCC supply is to be connected to the standard 5 V PECL supply, the LVCC supply is to be connected to the 3.3 V LVPECL supply, and Ground is connected to the system ground plane. Both the VCCand LVCC should be bypassed to ground with 0.01 F capacitors.The PECL VBBpin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBBas a switching reference voltage. VBBmay also rebias AC coupled inputs. When used, decouple VBBand VCCvia a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBBshould be left open.
Documents
Technical documentation and resources