
71V65803S150PFG8
Obsolete3.3V 512K X 18 ZBT SYNCHRONOUS 3.3V I/O PIPELINED SRAM

71V65803S150PFG8
Obsolete3.3V 512K X 18 ZBT SYNCHRONOUS 3.3V I/O PIPELINED SRAM
Description
General part information
71V65803 Series
The 71V65803 3.3V CMOS SRAM, organized as 512K X 18, is designed to eliminate dead bus cycles when turning the bus around between reads and writes or writes and reads. Thus, it has been given the name ZBT™, or Zero Bus Turnaround. The 71V65803 contains data I/O, address, and control signal registers. In the burst mode, it can provide four cycles of data for a single address presented to the SRAM.
Technical Specifications
Parameters and characteristics for this part
| Specification | 71V65803S150PFG8 |
|---|---|
| Access Time | 3.8 ns |
| Clock Frequency | 150 MHz |
| Memory Depth | 512 K |
| Memory Format | SRAM |
| Memory Interface (Type) | Parallel |
| Memory Size | 9 Mbit |
| Memory Type | Volatile |
| Memory Width | 18 bit |
| Mounting Type | Surface Mount |
| Operating Temperature (Max) | 70 °C |
| Operating Temperature (Min) | 0 °C |
| Package / Case | 100-LQFP |
| Package Length | 14 mm |
| Package Name | 100-TQFP |
| Package Width | 14 mm |
| Technology | SDR (ZBT), SRAM - Synchronous |
| Voltage - Supply (Maximum) | 3.465 V |
| Voltage - Supply (Minimum) | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources