
NCP5210MNR2G
Obsolete3-IN-1 PWM DUAL BUCK AND LINEAR DDR POWER CONTROLLER

NCP5210MNR2G
Obsolete3-IN-1 PWM DUAL BUCK AND LINEAR DDR POWER CONTROLLER
Description
General part information
NCP5210MNR2G
The NCP5210, 3-In-1 PWM Dual Buck and Linear DDR Power Controller, is a complete power solution for MCH and DDR memory. This IC combines the efficiency of PWM controllers for the VDDQ supply and the MCH core supply voltage with the simplicity of linear regulator for the VTT termination voltage. This IC contains two synchronous PWM buck controller for driving four external N-Ch FET's to form the DDR memory supply voltage (VDDQ) and the MCH regulator. The DDR memory termination regulator (VTT) is designed to track at the half of the reference voltage with sourcing and sinking current.
Technical Specifications
Parameters and characteristics for this part
| Specification | NCP5210MNR2G |
|---|---|
| Applications | Controller, DDR |
| Mounting Type | Surface Mount |
| Number of Outputs | 3 |
| Operating Temperature (Max) | 70 °C |
| Operating Temperature (Min) | 0 °C |
| Package / Case | 20-VFDFN Exposed Pad |
| Package Length | 6 mm |
| Package Name | 20-DFN |
| Package Width | 5 mm |
| Voltage - Input (Maximum) | 13.2 V |
| Voltage - Input (Minimum) | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources