MC10EL32DR2G
ActiveCLOCK DIVIDER BUFFER 1-OUT 1-IN 1:1 8-PIN SOIC N T/R
MC10EL32DR2G
ActiveCLOCK DIVIDER BUFFER 1-OUT 1-IN 1:1 8-PIN SOIC N T/R
Description
General part information
MC10EL32DR2G
The MC10EL/100EL32 is an integrateddivide by 2 divider. The differential clock inputs and the VBBallow a differential, single-ended or AC coupled interface to the device. If used, the VBBoutput should be bypassed to ground with a 0.01 F capacitor. Also note that the VBBis designed to be used as an input bias on the EL32 only, the VBBoutput has limited current sink and source capability.The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flop will attain a random state; the reset allows for the synchronization of multiple EL32's in a system.The 100 Series contains temperature compensation.
Technical Specifications
Parameters and characteristics for this part
| Specification | MC10EL32DR2G |
|---|---|
| Count Rate | 3 GHz |
| Direction | Up |
| Logic Type | Divide-by-2 |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 1 bits |
| Number of Elements | 1 |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Package Length | 0.154 in |
| Package Name | 8-SOIC |
| Package Width | 3.9 mm |
| Reset | Asynchronous |
| Trigger Type | Positive, Negative |
| Voltage - Supply (Maximum) | 5.7 V |
| Voltage - Supply (Minimum) | 4.2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources