Zenode.ai Logo
S80KS2564GACHV040

S80KS2564GACHV040

Active
INFINEON

DRAM, DDR, 256 MBIT, 16M X 16BIT, 200 MHZ, FBGA, 49 PINS

Find alt
S80KS2564GACHV040

S80KS2564GACHV040

Active
INFINEON

DRAM, DDR, 256 MBIT, 16M X 16BIT, 200 MHZ, FBGA, 49 PINS

Find alt

Description

General part information

S80KS2564GACHV040

S80KS2564GACHV040 is a 256Mb HYPERRAM™ self-refresh DRAM (PSRAM). The DRAM array uses dynamic cells that require periodic refresh. Refresh control logic within the device manages the refresh operations on the DRAM array when the memory is not being actively read or written by the HYPERBUS™ extended-IO host. Since the host is not required to manage any refresh operations, the DRAM array appears to the host as though the memory uses static cells that retain data without refresh. Hence, the memory is more accurately described as pseudo static RAM (PSRAM). Since the DRAM cells cannot be refreshed during a read or write transaction, there is a requirement that the host limit read or write burst transfers lengths to allow internal logic refresh operations when they are needed.

Technical Specifications

Parameters and characteristics for this part

SpecificationS80KS2564GACHV040
Access Time35 ns
Clock Frequency200 MHz
Memory Depth16 M
Memory FormatPSRAM
Memory Interface (Type)HyperBus
Memory Size256 Mbit
Memory TypeVolatile
Memory Width16 bit
Mounting TypeSurface Mount
Operating Temperature (Max)105 °C
Operating Temperature (Min)-40 °C
Package / Case49-VBGA
Package Length8 mm
Package Name49-FBGA
Package Width8 mm
TechnologyPSRAM (Pseudo SRAM)
Voltage - Supply (Maximum)2 V
Voltage - Supply (Minimum)1.7 V
Write Cycle Time - Page35 ns
Write Cycle Time - Word35 ns

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources