Zenode.ai Logo
X98017L128-3.3-Z - Product Image

X98017L128-3.3-Z

Active
Renesas Electronics Corporation

ANALOG FRONT END, VIDEO DIGITIZER, DIGITAL PLL, 3 CHANNELS, 8 BITS, 2 WIRE, SERIAL, 3.6 V, MQFP-128

Deep-Dive with AI

Search across all available documentation for this part.

X98017L128-3.3-Z - Product Image

X98017L128-3.3-Z

Active
Renesas Electronics Corporation

ANALOG FRONT END, VIDEO DIGITIZER, DIGITAL PLL, 3 CHANNELS, 8 BITS, 2 WIRE, SERIAL, 3.6 V, MQFP-128

Deep-Dive with AI

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
LCSCPiece 1$ 43.39
200$ 16.79
660$ 16.20
1320$ 15.91

Description

General part information

X98017 Series

The X98017 3-channel, 8-bit Analog Front End (AFE) contains all the components necessary to digitize analog RGB or YUV graphics signals from personal computers, workstations and video set-top boxes. The fully differential analog design provides high PSRR and dynamic performance to meet the stringent requirements of the graphics display industry. The AFE's 170MSPS conversion rate supports resolutions up to UXGA at 60Hz refresh rate, while the front end's high input bandwidth ensures sharp images at the highest resolutions. To minimize noise, the X98017's analog section features 2 sets of pseudo-differential RGB inputs with programmable input bandwidth, as well as internal DC restore clamping (including mid-scale clamping for YUV signals). This is followed by the programmable gain/offset stage and the three 170MSPS Analog-to-Digital Converters (ADCs). Automatic Black Level Compensation (ABLCâ„¢) eliminates part-to-part offset variation, ensuring perfect black level performance in every application. The X98017's digital PLL generates a pixel clock from the analog sourcE's HSYNC or SOG (Sync-On-Green) signals. Pixel clock output frequencies range from 10MHz to 170MHz with sampling clock jitter of 250ps peak to peak.